The verification module automatically generates a test bench and a logical verification environment including simulation models (e.g., a chip model and a system level model).

The system generates a test bench to drive the simulation of each separately simulated sub-block.

Each such test bench can have two parts, a test bench written in HDL; and a non-HDL parallelization program.