Only the calibrated low-frequency reference clock remains operating to clock the sleep logic (202).

The approach additionally involves causing a calibrated reference clock frequency value to change to a recalibrated reference clock frequency value based on the estimated frequency offset error values.